CLAIMS

What is claimed is:

1. A programmable multi-gigabit transceiver comprises:
 programmable physical media attachment (PMA) module
operably coupled to convert transmit parallel data into
transmit serial data in accordance with a programmed
serialization setting and to convert receive serial data into
receive parallel data in accordance with a programmed
deserialization setting;

programmable physical coding sublayer (PCS) module operably coupled to convert transmit data words into the transmit parallel data in accordance with a transmit interface setting and to convert the receive parallel data into receive data words in accordance with a receive interface setting:

programmable interface operably to convey the receive data words from the programmable PCS module to a programmable logic fabric section and to convey the transmit data words from the programmable logic fabric section to the programmable PCS module in accordance with a programmed logic interface setting; and

control module operably coupled to generate the programmed serialization setting, the programmed deserialization setting, the receive interface setting, the transmit interface setting, and the logic interface setting based on a desired mode of operation for the programmable multi-gigabit transceiver.

2. The programmable multi-gigabit transceiver of claim 1, wherein the programmable PMA further comprises:

a programmable PMA receiver module operably coupled to deserialize the receive serial data in accordance with the programmed deserialization setting to produce the receive parallel data; and

a programmable PMA transmitter module operably coupled to serialize the transmit parallel data in accordance with a programmed serialization setting to produce the transmit serial data.

3. The programmable multi-gigabit transceiver of claim 2, wherein the programmable PMA receiver module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the programmed deserialization setting;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the programmed descrialization setting; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the programmed describing.

4. The programmable multi-gigabit transceiver of claim 2, wherein the programmable PMA transmitter module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the programmed serialization setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the transmit serial data based on the timing signals, wherein data width of the

transmit parallel data and rate of the transmit serial data are set in accordance with the programmed serialization setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the programmed serialization setting.

5. The programmable multi-gigabit transceiver of claim 1, wherein the programmable PCS module further comprises:

a programmable PCS receive module operably coupled to convert the receive parallel data into receive data words in accordance with the receive interface setting; and

a programmable PCS transmit module operably coupled to convert the transmit data words into the transmit parallel data in accordance with the transmit interface setting.

6. The programmable multi-gigabit transceiver of claim 5, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive interface setting to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive interface setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive interface setting to produce processed aligned data words, wherein the receive interface setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive interface setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

X-1365 US

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive interface setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive interface setting and the programmed logic interface setting to produce the receive data words, wherein the receive interface setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

7. The programmable multi-gigabit transceiver of claim 5, wherein the programmable PCS transmit module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with the transmit interface setting and the programmed logic interface setting to produce verified transmit data words and wherein the programmed logic interface setting indicates size and rate of the transmit data words;

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit interface setting to produce encoded data words, wherein the transmit interface setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit interface setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit interface setting to produce the transmit parallel data, wherein the transmit interface setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

8. The programmable multi-gigabit transceiver of claim 1 further comprises:

a PMA memory mapped register operable to store element settings for elements of the PMA module as indicated by the programmed serialization setting and the programmed deserialization setting; and

PCS register operable to store element settings for elements of the PCS module as indicated by the transmit and receive interface settings and the programmed logic interface setting.

9. The programmable multi-gigabit transceiver of claim 8, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver;

convert the programming setting into the programmed serialization setting, the programmed deserialization setting, the receive interface setting, the transmit interface setting, and the logic interface setting;

provide the programmed serialization setting and the programmed describilization setting to the PMA memory mapped register; and

provide the transmit and receive interface settings and the programmed logic interface setting to the PCS register.

10. The programmable multi-gigabit transceiver of claim 8, wherein the control module further functions to:

```
determine a programming setting that indicates the
                                   determine a programming setting that indicates the multi-gigabit that indicates multi-gigabit that programmable multi-gigabit the programmable multi-gigabit the programmable multi-gigabit the programmable multi-gigabit that indicates the determine a programming setting that programmable multi-gigabit that indicates the determine a programming setting that indicates the indicates indi
                                                         desired mode of operation for the programmable multi-for the programmable multi-formation in the programmable multi-formation multi-formation in the programmable multi-formation in the programmable multi-formation in the programmable multi-formation m
                                                                                                                                                                                             scelver pased on auto-configuration into the programmed setting into the programming setting accordance the programming representation accordance the programming acconvert to the programming acconvert to the programming acconvert to the programming account to the programming acc
                                                                                                       convert the programming setting into the programme the programmed desertalization the programmed the transmit setting interface certains the transmit setting the receive interface certains.
                                                                                                                            serialization setting the programmed deserialization the programmed the transmit interface setting, the receive interface setting, the receive and the interface setting, and the inter
x-1365 US
                                                                                                                                                  Seculary, the receive interface setting, and the logic interface interface the programmed corisis and interface interface the programmed corisis and interface the programmed corresponds to the progr
                                                                                                                                                                                                                                                                                  crace secting, and the logic interface setting and the provide the programmed serialization parameters are the provide the provide the provide decorialization catting to the provide decorrange decorialization catting to the provide decorrange decorr
                                                                                                                                                                                         provide the programmed serialization setting and the provide the programmed setting to the pMA memory mapped programmed deserialization setting to the pMA memory mapped and programmed and
                                                                                                                                                                                                                                                                                                                                                  steri and transmit and receive interface settings are received interface.
                                                                                                                                                                                                                                                                    Provide the transmit and receive interface setting to the PCS register.

The Programmed logic interface setting to the programmed logic interface setting to
                                                                                                                                                                                                                                                                                                                                                                                                               The programmable multi-gigabit transceiver of claim 1,

The programmable module further functions to.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        the control module further functions to:

to enable, the control module further functions setting one alament are the programmed serialization at least one alament generate the programmed are allowed as a second and a second are allowed as a seco
                                                                                                                                                                                                                                                                                                                                                                           generate the programmed serialization setting to enable, one element disable at least one physically disable of the programmable physically disable of the programmable physically alignment physically and receiver module of the programmable physically approgrammable physically approgrammable physically of a programmable physically approgrammable physically approached p
                                                                                                                                                                                                                                                                                                                                 wherein the control module further the control module further wherein
                                                                                                                                                                                                                                                                                                                                                                                                 logically disable or physically disable at least one element or physically disable of the programmable pmA receiver module of the programmable of a programmable pmA receiver module.
                                                                                                                                                                                                                                registeri
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    generate the programmed deserialization setting to one generate the programmed or physically disable at the logically disable, pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable, of a programmable pmA transmit module of the enable.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             enable, logically disable at le

enable, of a programmable pMA transmit module of the

element of a pmA module.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          generate the transmit interface setting to enable least one element interface setting to enable least one element disable at least one programmable proprogrammable of the nrogrammable programmable pro
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   logically disable or physically disable at least one element at least one element programmable programmable programmable of the programmable programmable of the programmable of the programmable of a programmable p
                                                                                                                                                                                                                                                                                                                                                                                                                                        modulei
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   generate the receive interface setting to enable, least one element or physically disable at least one nromrammable or physically disable of the nromrammable programmable pro
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      programmable PMA module;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            logically disable or physically disable at least one element or physically disable of the programmable PCS receive module of the programmable of the programmable pcs receive module of the programmable pcs of the pcs
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    A programmable logic device comprises:

A programmable module operably coupled to provide a nivrality of clock management module a nivrality of clock riock from one of a nivrality of clock riock rio
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          module; and
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              clock management module operably coupled to provide a plurality of clock sources; reference clock from one of a plurality of clock from the c
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                module.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     12.
```

transmit physical media attachment (PMA) module operably coupled to convert parallel transmit data into serial transmit data, wherein the transmit PMA module receives the parallel transmit data in accordance with a parallel transmit clock and transmits the serial transmit data in accordance with a serial transmit clock, wherein the transmit PMA module generates the parallel transmit clock, the serial transmit clock, and a transmit programmable logic clock based on the reference clock;

receive PMA module operably coupled to convert serial receive data into parallel receive data, wherein the receive PMA module receives the serial receive data in accordance with a serial receive clock and provides the parallel receive data in accordance with a parallel receive clock, wherein the receive PMA module generates the serial receive clock, the parallel receive clock, and a receive programmable logic clock based on the reference clock;

transmit physical coding sublayer (PCS) module operably coupled to convert transmit data words into the parallel transmit data in accordance with the parallel transmit clock;

receive PCS module operably coupled to convert the parallel receive data into receive data words in accordance with the parallel receive clock; and

programmable logic fabric operably coupled to produce the transmit data words in accordance with the transmit programmable logic clock and to process the received data words in accordance with the receive programmable logic clock.

- 13. The programmable logic device of claim 12, wherein the plurality of clock source further comprises: a low jitter external clock source, a recovered clock, and internal clock of the programmable logic fabric.
- 14. The programmable logic device of claim 12, wherein the reference clock further comprises:

a transmit reference clock that is provided to the transmit PMA module, wherein the transmit PMA module transmit clock and the parallel transmit reference clock. and generates the serial transmit reference clock and c a cransmic reference clock that transmit pMA module wherein the transmit pMA roarsing transmit pMA module, wherein transmit pMA module, transmit clock and the carried transmit pma module, transmit clock and the carried transmit pma module, transmit clock and the carried transmit pma module. generates the serial transmit reference clock; and the transmit reference clock; and clock based on the cloc a receive reference clock that is provided to the area a receive reference clock that receive pMA module alock has receive pMA module. Wherein the narallel receive pMA module, and the narallel receive pMA module. The serial receive clock and the narallel receive pMA module. receive pMA module, wherein the parallel receive clock based the serial receive reference clock x-1365 US The programmable logic device of claim 12, wherein the The Front end operably coupled to broad analog front end operably coupled to programmable analog for a constant and a constant on the receive reference clock. programmable analog tront-end operably coupled to produce

programmable analog tront-end operably data to produce

serial receive data wherein

amplify and equalize aerial receive data. amplified and equalized serial receive data, wherein the programmable amplified and equalization performed by a programmad amplification and are set in accordance with a programmad amplification and are set in accordance with a programmad amplification and are set in accordance with a programmad amplification. receive PMA module further comprises: amplified and equalized serial receive data, the nrong amplified and area amalification and equalized serial received data, the nrong amplified and equalized serial received data, the nrong equality and equalized serial received data, the nrong equality and equalized serial received data. amplification and equalization performed by the programmed analog front-end are set in accordance with a programmed analog front-end earting. clalization setting; module operably coupled to amplify and amplify amplify amplify and amplify am data and clock recovery module operably coupled to to the amplified and equalized to the amplified and a recovery the amplified and a recover to the amplified and a recover to the amplified and a recover recovery the amplified and a recovery the amplifi recover data and a clock from the amplified and equalized the amplified and a recovered data and a recovered the amplified and recovered the amplified and recovered the amplified and recovered data and a clock from the amplified and recovered the amplifi serial receive data to produce recovered data and a recovery
wherein the data and clock recovery
clock, includes a programmable phase locked includes a programmable phase includes a prog module includes a programmable phase locked loop that is loop that is locked loop that is loop th deserialization setting; Programmed in accordance with the programmed desertalization and the serial loop generates the serial accordance with the programmed in accordance with the programmed and the receive clock and the receive clock phase locked loop and the receive clock parallel receive clock. receive clock, parallel receive on the recovered clock and the receive clock, parallel receive on the recovered clock and parallel receive and the recovered clock and parallel receive and the recovered clock and programmable logic and programmable clock. ence clock; and module operably coupled to convert wherein serial-to-parallel module parallel reneive data receive clock; serial-to-parallel module operably coupled to convert wherein the parallel and width of the narallel the parallel and width of the narallel the recovered data receive data and width of the narallel the recovered data receive data and width of the narallel the recovered data receive data and width of the narallel the recovered data receive data and width of the narallel the receive data and width of the narallel the receive data and width of the narallel the receive data. the recovered data into the parallel receive data, wherein the parallel receive data and width of the parallel receive data and with the nrogrammed in accordance with the nrogrammed rate of the parallel receive data are set in accordance with the nrogrammed rate of the parallel receive data are set in accordance with the nrogrammed rate of the parallel receive data are set in accordance with the nrogrammed rate of the parallel receive data. rate of the parallel in accordance with the programmed in accordance with the programmed. reference clock; and The programmable logic device of claim 12, wherein the deserialization setting. transmit PMA module further comprises:

phase locked loop operably coupled to produce the serial transmit clock, the parallel transmit clock, and the transmit programmable logic clock based on the reference clock in accordance with a programmed serialization setting;

parallel-to-serial module operably coupled to convert the parallel transmit data into a serial data stream based on the serial transmit clock and the parallel transmit clock, wherein data width of the parallel transmit data and rate of the serial data stream are set in accordance with the programmed serialization setting; and

driver operably coupled to drive the serial data stream on to a transmission line as the serial transmit data, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the programmed serialization setting.

17. The programmable logic device of claim 12, wherein the receive PCS module further comprises:

programmable data alignment module operably coupled to align data words of the parallel receive data in accordance with a receive interface setting and the parallel transmit clock to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive interface setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive interface setting to produce processed aligned data words, wherein the receive interface setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive interface setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive interface setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive interface setting and a programmed logic interface setting to produce the receive data words, wherein the receive interface setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

18. The programmable logic device of claim 12, wherein the transmit PCS module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with a transmit interface setting and a programmed logic interface setting to produce verified transmit data words and wherein the programmed logic interface setting indicates size and rate of the transmit data words;

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit interface setting to produce encoded data words, wherein the transmit interface setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit interface setting to produce stored encoded data words: and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance

with the transmit interface setting to produce the parallel transmit data, wherein the transmit interface setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

- 19. A programmable multi-gigabit transceiver comprises:
- a transmit section operably coupled to convert transmit data words into transmit serial data in accordance with a transmit setting;

a receive section operably coupled to convert receive serial data stream into receive data words in accordance with a receive setting;

an interface to programmable logic section operably coupled to provide the transmit data words from the programmable logic section to the transmit section in accordance with the transmit setting and to receive the receive data words from the receive section in accordance with the receive setting; and

control module operably coupled to produce the transmit setting and the receive setting based on transceiver operational requirements.

- 20. The programmable multi-gigabit transceiver of claim 19, wherein the transmit section further comprises:
- a programmable physical coding sublayer (PCS) transmit module operably coupled to convert the transmit data words into transmit parallel data in accordance with the transmit setting; and
- a programmable physical media attachment (PMA) transmit module operably coupled to serialize the transmit parallel data in accordance with the transmit setting to produce the transmit serial data.

21. The programmable multi-gigabit transceiver of claim 20, wherein the programmable PMA transmit module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the transmit setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the transmit serial data based on the transmit setting, wherein data width of the transmit parallel data and rate of the transmit serial data are set in accordance with the transmit setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the transmit setting.

22. The programmable multi-gigabit transceiver of claim 20, wherein the programmable PCS transmit module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with the transmit setting to produce verified transmit data words and wherein the transmit setting indicates size and rate of the transmit data words;

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit setting to produce encoded data words, wherein the transmit setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit setting to produce the transmit parallel data, wherein the transmit setting indicates a type of

scrambling when the programmable scrambling module is scrambling the stored encoded data words.

23. The programmable multi-gigabit transceiver of claim 19, wherein the receive section further comprises:

a programmable physical media attachment (PMA) receive module operably coupled to convert the receive serial data into receive parallel data in accordance with the receive setting; and

a programmable physical coding sublayer (PCS) receive module operably coupled to convert the receive parallel data into the receive data words in accordance with the receive setting.

24. The programmable multi-gigabit transceiver of claim 23, wherein the programmable PMA receive module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the receive setting;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the receive setting; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the receive setting.

25. The programmable multi-gigabit transceiver of claim 23, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive setting to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive setting to produce processed aligned data words, wherein the receive setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive setting and the programmed logic interface setting to produce the receive data words, wherein the receive setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

26. The programmable multi-gigabit transceiver of claim 19, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver; and

convert the programming setting into the receive setting and the transmit setting.

27. The programmable multi-gigabit transceiver of claim 19, wherein the control module further functions to:

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PMA receiver module of the receiver section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PMA transmit module of the transmit section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PCS transmit module of the transmit section; and

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PCS receive module of the receive section.

28. A programmable logic device comprises:

a plurality of programmable multi-gigabit transceivers, wherein each of the plurality of programmable multi-gigabit transceivers is individually programmed to a desired transceiving mode of operation in accordance with a plurality of transceiver settings to transceive data;

programmable logic fabric operably coupled to the plurality of programmable multi-gigabit transceivers, wherein the programmable logic fabric is configured to process at least a portion of the data; and

control module operably coupled to produce the plurality of transceiver settings based on a desired mode of operation of the programmable logic device.

29. The programmable logic device of claim 28, wherein each of the plurality of programmable multi-giga bit transceivers further comprises:

programmable physical media attachment (PMA) module operably coupled to transmit parallel data into transmit serial data in accordance with a programmed serialization setting of a corresponding one of the plurality of transceiver settings and to convert receive serial data into receive parallel data in accordance with a programmed deserialization setting of the corresponding one of the plurality of transceiver settings;

programmable physical coding sublayer (PCS) module operably coupled to convert transmit data words into the transmit parallel data in accordance with a transmit PMA_PCS interface setting of the corresponding one of the plurality of transceiver settings and to convert the receive parallel data into receive data words in accordance with a receive PMA_PCS interface setting of the corresponding one of the plurality of transceiver settings; and

programmable interface operably to convey the receive data words from the programmable PCS module to the programmable logic fabric section and the convey the transmit data words from the programmable logic fabric section to the programmable PCS module in accordance with a programmed logic interface setting, wherein the control module generates the programmed serialization setting, the programmed deserialization setting, the receive PMA_PCS interface setting, and the logic interface setting based on a desired mode of operation for the programmable multi-gigabit transceiver.

30. The programmable logic device of claim 29, wherein the programmable PMA further comprises:

a programmable PMA receiver module operably coupled to convert the receive serial data into the receive parallel

 $_{\rm X-1365~US}$. PATENT

data in accordance with the programmed deserialization setting; and

a programmable PMA transmitter module operably coupled to convert the transmit parallel data into the transmit serial data in accordance with a programmed serialization setting.

31. The programmable logic device of claim 30, wherein the programmable PMA receiver module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the programmed deserialization setting;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the programmed describing; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the programmed deserialization setting.

32. The programmable logic device of claim 30, wherein the programmable PMA transmitter module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the programmed serialization setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the transmit serial data based on the timing signals, wherein data width of the

transmit parallel data and rate of the transmit serial data are set in accordance with the programmed serialization setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the programmed serialization setting.

33. The programmable logic device of claim 29, wherein the programmable PCS module further comprises:

a programmable PCS receive module operably coupled to convert the receive parallel data into the receive data words in accordance with the receive PMA_PCS interface setting; and

a programmable PCS transmit module operably coupled to convert the transmit data words into the transmit parallel data in accordance with the transmit PMA_PCS interface setting.

34. The programmable logic device of claim 33, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive PMA_PCS interface setting to produce aligned data words, wherein size and rate of the aligned data words are set based on the receive PMA_PCS interface setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive PMA_PCS interface setting to produce processed aligned data words, wherein the receive PMA_PCS interface setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive PMA_PCS interface setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further

indicates a type of decoding when the programmable descramble indicates a type of decoding when the alimned data words. Decode module 15 decoding the aligned data words; elastic coupled to elastic coupled to mith the programmable storage module operably accordance in accordan Indicates a type of decoding when the programmable designed data words; the aligned data words in decoding the aligned data words in an arrange module is decoding and decode module storage module arrange module arran programmable storage module operably coupled to elastic with the processed data words in accordance arrange arrive or pass the processed data words in accordance arrange arrive or pass interface carting to produce arrange arrive or pass interface carting to produce arrange arrange. store or pass the processed data words in accordance with the processed data words in accordance data to produce stored data to produce s and and verify module operably coupled in accordance programmable decode and verify module words in accordance programmable operation or nass the stored data words in accordance programmable decode and verify or nass the stored data words in accordance to the stored data words in accordance x-1365 US programmable decode and verify module operably coupled in accordance

programmable decode and verify module words in accordance
the stored data words the nromrammen to decode, put price interface setting and the nromrammen to decode, the receive put price interface setting and the nromrammen to decode, the receive put price in the nromrammen to decode, the receive put price in the nromrammen to decode, the receive put price in the nromrammen to decode. to decode, with the receive gerring to produce to programme to the receive gerring to produce the receive gerring the re With the receive setting to produce the receive indicates the logic interface setting produce the receive part indicates the logic interface part in produce the receive part interface part in the receive part interface part interfa logic interface setting to produce the receive data words the receive data words the receive indicates the atored data

Interface setting to produce the receive setting indicates the atored data

Interface setting to produce the receive atored data

Interface setting to produce the receive atored data

Interface setting to produce the receive data words the receive data at a second data words the receive data words the receive setting indicates the receive data at a second data words the receive data at a second data words the receive data at a second data words the receive setting indicates the receive produce the receive at a second data words the receive produce the receive produce the receive at a second data words the receive produce the receive at a second data words at a second data wor wherein the receive pharitying of the passing of the when the decoding the verifying of the passing of the stored data words indicates a second type of decoding when the stored type of decoding when the stored is decoding the stored type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored is decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the stored indicates a second type of decoding when the second type of decoding when the second indicates a second type of decoding when the seco decoding the veritying or the passing of the stored the when the worlds indicates a second type of decoding when the words indicates a second type of decoding type of decoding indicates a second type of decoding indicates a second type of decoding t words; and. data words and indicates a type of verifying when the stored a type of verifying when the stored arting words and indicates a type of verifying when the stored arting data words and indicates a type of verifying when the stored arting data words and wherein the programmable decode and wherein the programmable are the programmable and wherein the programmable and wherein the programmable and wherein the programmable are the programmable are the programmable and wherein the programmable are the programmable are the programmable and wherein the programmable are the programmable decode and verity module is decoding the sprogrammable decode and verity module is decoding the sprogrammable decode and verity module is verifying when the data words and indicates a verify module is verifying the sprogrammable decode and verify module is decoding the sprogrammable decode and verify module is decoded and verify module is programmable decode and verify module is verifying the setting the programmed logic interface setting the programmed logic interface setting the programmed logic interface setting and wherein the programmed logic interface setting the programmable decode and verify module is verifying the setting module is verifying data words and wherein the programmed logic intertact words.

are words and wherein the received data words. The programmable logic device of claim 33, wherein the module further commitee. commable PCS transmit module operably coupled to transmit module operably coupled to transmit module operably with the transmit programmable verify module in accordance with the transmit data words in accordance. Trogrammable programmable transmit module further comprises:

programmable programm programmable verify module operably coupled to verify or interface programmable verify module operably coupled to transmit interface in accordance with the interface interface and the programmable transmit data words in accordance with the interface certific and the programmable transmit data words the programmable transmit data words in accordance with the transmit interface certific and the programmable transmit data words in accordance with the transmit interface certific and the programmable transmit data words in accordance with the transmit interface. pass the transmit data words in accordance with the interface in accordance with the programmed logic interface wherein and the programmed and wherein data words and wherein the programmed in accordance with the interface and wherein the programmed in accordance with the interface interface. PMA_PCS interface setting and the programmed logic interface and wherein transmit data words and transmit data words and wherein transmit data words and wherein transmit data words and the programmed transmit data words and wherein transmit data words and the programmed transmit data words and the programmed transmit data words and the programmed transmit data words and transmit data words and transmit data words and transmit data words are transmit data words. Setting to produce verified transmit data words and wherein the programmed logic interface setting indicates size and the programmed transmit data where the programmed transmit data words and where the product of the prod ot the transmit data words; operably coupled to encode in accordance with programmable encoding module operably in accordance with programmable transmit data words in accordance with programmable encoding module operably coupled to encode with or normance encoding module operably coupled to encode with accordance encode in accordance encoded transmit data words in accordance encoded to encode operably coupled to enco or pass the verified transmit data words in accordance with the transmit wherein the transmit which we have the transmit wherein the transmit which we will be transmit which will be transmit with the transmit will be transmit with the transmit will be transmit with the transmit which will be tr the transmit wherein the data words, time of ancoding where is a time of ancoding where is a time of ancoding where is a time of ancoding when the orner annotation of ancoding when the orner annotation when the orner annotation of ancoding when the orner annotation when the orner annotation of ancoding when the orner annotation of the orner annotation rate of the transmit data words; data words; wherein the transmit the programmable encoding when the programmable transmit data words:

data words a type of encoding the verified transmit data words:

indicates a encoding the verified transmit data words: the verified transmit data words; elastic coupled to the transmit Indicates a type of the verified transmit data words;

The programmable entering when the programmable at the verified transmit data words;

The programmable at transmit data words;

The programmabl programmable storage module operably coupled to elastic with the programmable storage module operably accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in accordance with the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the store or pass the encoded data words in the en

transmit PMA_PCS interface setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit PMA_PCS interface setting to produce the transmit parallel data, wherein the transmit PMA_PCS interface setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

36. The programmable logic device of claim 29, wherein each of the programmable multi-gigabit transceivers further comprises:

a PMA memory mapped register operable to store element settings for elements of the PMA module as indicated by the programmed serialization setting and the programmed describing; and

PCS register operable to store element settings for elements of the PCS module as indicated by the transmit and receive PMA_PCS interface settings and the programmed logic interface setting.

37. The programmable logic device of claim 36, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver;

convert the programming setting into the programmed serialization setting, the programmed descrialization setting, the receive PMA_PCS interface setting, the transmit PMA PCS interface setting, and the logic interface setting;

provide the programmed serialization setting and the programmed descrialization setting to the PMA memory mapped register; and

provide the transmit and receive PMA_PCS interface settings and the programmed logic interface setting to the PCS register.

38. The programmable logic device of claim 38, wherein the control module further functions to:

determine a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver based on auto-configuration information;

convert the programming setting into the programmed serialization setting, the programmed deserialization setting, the receive PMA_PCS interface setting, the transmit PMA_PCS interface setting, and the logic interface setting;

provide the programmed serialization setting and the programmed descrialization setting to the PMA memory mapped register; and

provide the transmit and receive PMA_PCS interface settings and the programmed logic interface setting to the PCS register.

39. The programmable logic device of claim 29, wherein the control module further functions to:

generate the programmed serialization setting to enable, logically disable, or physically disable at least one element of a programmable PMA receiver module of the programmable PMA module;

generate the programmed descrialization setting to enable, logically disable, or physically disable at least one element of a programmable PMA transceiver module of the programmable PMA module;

generate the transmit PMA_PCS interface setting to enable, logically disable, or physically disable at least one element of a programmable PCS transmit module of the programmable PCS module; and

generate the receive PMA_PCS interface setting to enable, logically disable, or physically disable at least one

element of a programmable PCS receive module of the programmable PCS module.

40. The programmable logic device of claim 28, wherein each of the plurality of programmable multi-gigabit transceivers further comprises:

a transmit section operably coupled to convert transmit data words into an transmit serial data in accordance with a transmit setting;

a receive section operably coupled to convert receive serial data stream into receive data words in accordance with a receive setting;

an interface to programmable logic fabric operably coupled to provide the transmit data words from the programmable logic fabric to the transmit section in accordance with the transmit setting and to provide the receive data words from the receive section to the programmable logic fabric in accordance with the receive setting; and

control module operably coupled to produce the transmit setting and the receive setting based on transceiver operational requirements.

41. The programmable logic device of claim 40, wherein the transmit section further comprises:

a programmable physical coding sublayer (PCS) transmit module operably coupled to convert the transmit data words into transmit parallel data in accordance with the transmit setting; and

a programmable physical media attachment (PMA) transmit module operably coupled to serialize the transmit parallel data in accordance with the transmit setting to produce the transmit serial data.

42. The programmable logic device of claim 41, wherein the programmable PMA transmit module further comprises:

phase locked loop operably coupled to produce timing signals in accordance with the transmit setting;

parallel-to-serial module operably coupled to convert the transmit parallel data into the receive serial data based on the transmit setting, wherein data width of the transmit parallel data and rate of the transmit serial data are set in accordance with the transmit setting; and

driver operably coupled to drive the transmit serial data on to a transmission line, wherein drive level of the driver and pre-emphasis settings of the driver is set in accordance with the transmit setting.

43. The programmable logic device of claim 41, wherein the programmable PCS transmit module further comprises:

programmable verify module operably coupled to verify or pass the transmit data words in accordance with the transmit setting to produce verified transmit data words and wherein the transmit setting indicates size and rate of the transmit data words:

programmable encoding module operably coupled to encode or pass the verified transmit data words in accordance with the transmit setting to produce encoded data words, wherein the transmit setting indicates a type of encoding when the programmable encoding module is encoding the verified transmit data words;

programmable storage module operably coupled to elastic store or pass the encoded data words in accordance with the transmit setting to produce stored encoded data words; and

programmable scrambling module operably coupled to scramble or pass the stored encoded data words in accordance with the transmit setting to produce the transmit parallel data, wherein the transmit setting indicates a type of scrambling when the programmable scrambling module is scrambling the stored encoded data words.

44. The programmable logic device of claim 40, wherein the receive section further comprises:

a programmable physical media attachment (PMA) receive module operably coupled to convert the receive serial data into receive parallel data in accordance with the receive setting; and

a programmable physical coding sublayer (PCS) receive module operably coupled to convert the receive parallel data into the receive data words in accordance with the receive setting.

45. The programmable logic device of claim 44, wherein the programmable PMA receive module further comprises:

programmable analog front-end operably coupled to amplify and equalize the receive serial data to produce amplified and equalized receive serial data, wherein amplification and equalization performed by the programmable analog front-end are set in accordance with the receive setting;

data and clock recovery module operably coupled to recover data and a clock from the amplified and equalized high-speed receive serial data to produce recovered data and a recovered clock, respectively, wherein the data and clock recovery module includes a programmable phase locked loop that is programmed in accordance with the receive setting; and

serial-to-parallel module operably coupled to convert the recovered data into the receive parallel data, wherein rate of the receive parallel data and width of the receive parallel data are set in accordance with the receive setting.

46. The programmable logic device of claim 44, wherein the programmable PCS receive module further comprises:

programmable data alignment module operably coupled to align the receive parallel data in accordance with the receive setting to produce aligned data words, wherein size

and rate of the aligned data words are set based on the receive setting;

programmable descramble and decode module operably coupled to descramble, decode, or pass the aligned data words in accordance with the receive setting to produce processed aligned data words, wherein the receive setting indicates descrambling, decoding, or passing of the aligned data words, wherein the receive setting further indicates a type of descrambling when the programmable descramble and decode module is descrambling the aligned data words and further indicates a type of decoding when the programmable descramble and decode module is decoding the aligned data words;

programmable storage module operably coupled to elastic store or pass the processed data words in accordance with the receive setting to produce stored data words; and

programmable decode and verify module operably coupled to decode, verify or pass the stored data words in accordance with the receive setting and the programmed logic interface setting to produce the receive data words, wherein the receive setting indicates the decoding, the verifying or the passing of the stored data words, indicates a second type of decoding when the programmable decode and verify module is decoding the stored data words and indicates a type of verifying when the programmable decode and verify module is verifying the stored data words and wherein the programmed logic interface setting indicates rate and size of the received data words.

47. The programmable logic device of claim 40, wherein the control module further functions to:

receive a programming setting that indicates the desired mode of operation for the programmable multi-gigabit transceiver; and

convert the programming setting into the receive setting and the transmit setting.

PATENT X-1365 US

48. The programmable logic device of claim 40, wherein the control module further functions to:

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PMA receiver module of the receiver section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PMA transceiver module of the transmit section;

generate the transmit setting to enable, logically disable, or physically disable at least one element of a programmable PCS transmit module of the transmit section; and

generate the receive setting to enable, logically disable, or physically disable at least one element of a programmable PCS receive module of the receive section.